When structured as a crossbar array, non-volatile resistive memories form the core of emerging analog accelerators for heterogeneous computing systems. Because of its underlying C++ modelling platform, SystemC-AMS holds promise of a unifying tool to correlate the electrical properties of such devices directly to the quality metrics of the application. Unfortunately, the support for electrical modeling of resistive crossbar arrays in SystemC-AMS is currently still in its infancy. Similarly, its analog simulation efficiency for these devices has never been characterized in detail. This paper aims at a comparative analysis of SystemC-AMS versus mainstream analog simulation engines when running the fundamental circuit simulation types of a resistive crossbar array. In order to make simulation speed competitive and scalable, subtle inefficiencies are identified and optimized, to the extent that SystemC-AMS exhibits an area of specialty in Monte Carlo analysis, with up to 93% lower simulation time than a commercial circuit simulator. As a realistic case study, we focus on an array of oxide-based resistive switching memories (RRAMs), using device models that span different trade-offs between compute workload and simulation speed.

Comparative Analysis and Optimization of the SystemC-AMS Analog Simulation Efficiency of Resistive Crossbar Arrays

Rizzi T.
Primo
;
Zambelli C.
Penultimo
;
Bertozzi D.
Ultimo
Supervision
2021

Abstract

When structured as a crossbar array, non-volatile resistive memories form the core of emerging analog accelerators for heterogeneous computing systems. Because of its underlying C++ modelling platform, SystemC-AMS holds promise of a unifying tool to correlate the electrical properties of such devices directly to the quality metrics of the application. Unfortunately, the support for electrical modeling of resistive crossbar arrays in SystemC-AMS is currently still in its infancy. Similarly, its analog simulation efficiency for these devices has never been characterized in detail. This paper aims at a comparative analysis of SystemC-AMS versus mainstream analog simulation engines when running the fundamental circuit simulation types of a resistive crossbar array. In order to make simulation speed competitive and scalable, subtle inefficiencies are identified and optimized, to the extent that SystemC-AMS exhibits an area of specialty in Monte Carlo analysis, with up to 93% lower simulation time than a commercial circuit simulator. As a realistic case study, we focus on an array of oxide-based resistive switching memories (RRAMs), using device models that span different trade-offs between compute workload and simulation speed.
2021
978-1-6654-2116-4
File in questo prodotto:
File Dimensione Formato  
2021_Comparative_Analysis_and_Optimization_of_the_SystemC-AMS.pdf

solo gestori archivio

Descrizione: versione editoriale
Tipologia: Full text (versione editoriale)
Licenza: NON PUBBLICO - Accesso privato/ristretto
Dimensione 1.54 MB
Formato Adobe PDF
1.54 MB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in SFERA sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11392/2504327
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 0
social impact